ETCHANT AND METHOD FOR FABRICATING
A SEMICONDUCTOR DEVICE USING THE SAME

## BACKGROUND OF THE INVENTION

# 1. FIELD OF THE INVENTION:

The present invention relates to an etchant for etching at least one of a titanium material and silicon oxide, which is mainly used in a semiconductor process; and a method for fabricating a semiconductor device using such an etchant. As used herein, the term "titanium material" refers to both titanium and titanium oxide.

10

15

20

25

5

# 2. DESCRIPTION OF THE RELATED ART:

Recently, titanium materials have been a target of attention as materials for a semiconductor device. Specifically, titanium has become increasingly important as a metal material usable for interconnects of a semiconductor circuit or for silicifying metal. Ceramic materials containing titanium oxide has a high dielectric constant and thus is used for memories and capacitors in GaAs high-frequency integrated circuits. Recently, integrated circuits including a capacitor formed of a material having a high dielectric constant such as, for example, BaSrTiO3 or SrTiO3 have been actively developed.

Conventionally, conventional titanium materials are generally etched by ion milling. Figures 5A through 5E show a method for processing a material for a capacitor having a high dielectric constant by ion milling.

As shown in Figure 5A, a lower electrode layer 2, a layer of a material used for a capacitor having a high dielectric constant (hereinafter, referred to as the "high dielectric constant capacitor material layer") 3, and an upper electrode layer 4 are sequentially formed on

a substrate 1. As shown in Figure 5B, a resist mask 5 is formed on the upper electrode layer 4. Then, as shown in Figure 5C, the upper electrode layer 4 and the high dielectric constant capacitor material laver patterned by ion milling, thereby forming an upper electrode 4a. Standard conditions of ion milling include an accelerating voltage of 800 V and a beam current of Then, the resist mask 5 is removed. As shown in Figure 5D, a resist mask 6 is formed on the lower electrode layer 2 so as to cover the high dielectric constant capacitor material layer 3 and the upper electrode 4a. The lower electrode layer 2 is patterned by ion milling as shown in Figure 5E, thereby forming a lower electrode 2a. Then, the resist mask 6 is removed.

. 15

20

25

30

10

5

United States Patent No. 4,759,823 discloses a two-step wet etching method used for PLZT. According to such a method, PLZT is immersed in a solution containing HCl and an F ion donor, and then immersed in nitric acid or acetic acid.

Ion milling which is performed for processing a titanium material can disadvantageously damage a semiconductor device due to Ar ions having a high energy. Ion milling has another problem of restricting the selection of the combination of the material to be milled and the material of an underlying layer. The wet etching method mentioned above also has the problem of significantly restricting the selection of the combination of the material to be etched and the material of an underlying layer formed of, for example, silicon oxide.

#### SUMMARY OF THE INVENTION

An etchant for etching at least one of a titanium material and silicon oxide includes a mixed liquid of HCl, NH<sub>4</sub>Fand H<sub>2</sub>O.

In one embodiment of the invention, an etchant has a  $\mathrm{NH_4F/HCl}$  molar ratio of less than one.

- In one embodiment of the invention, a method for fabricating a semiconductor device includes the step of etching a titanium material layer formed on a silicon oxide layer using such an etchant.
- In one embodiment of the invention, an etchant has a NH<sub>4</sub>F/HCl molar ratio of more than one.

In one embodiment of the invention, a method for fabricating a semiconductor device includes the step of etching a silicon oxide layer formed on a titanium material layer using such an etchant.

In one embodiment of the invention, an etchant has a  $NH_4F/HCl$  molar ratio of substantially one.

25

20

5

In one embodiment of the invention, a method for fabricating a semiconductor device includes the step of etching a lamination including a titanium material layer and a silicon oxide layer using such an etchant.

Thus, the invention described herein makes possible the advantages of providing an etchant for selectively etching either a titanium material or silicon

P16640

oxide, or etching both a titanium material and silicon oxide at a substantially equal rate; and a method for fabricating a semiconductor device using such an etchant.

These and other advantages of the present invention will become apparent to those skilled in the art upon reading and understanding the following detailed

description with reference to the accompanying figures.

# 10 BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 is a graph illustrating the relationship between the  $NH_4F/HCl$  molar ratio of an etchant according to the present invention and the etching rate of  $SrTiO_3$  and the silicon oxide layer by the etchant;

Figures 2A through 2D are cross-sectional views illustrating a method for fabricating a semiconductor device in one example according to the present invention;

20

. 15

Figures 3A through 3D are cross-sectional views illustrating a method for fabricating a semiconductor device in another example according to the present invention;

25

Figures 4A through 4D are cross-sectional views illustrating a method for fabricating a semiconductor device in still another example according to the present invention; and

30

Figures 5A through 5E are cross-sectional views illustrating a method for fabricating a conventional semiconductor device.

#### DESCRIPTION OF THE PREFERRED EMBODIMENTS

Hereinafter, the present invention will be described by way of illustrative examples with reference to the accompanying drawings.

### (Example 1)

An etchant according to the present invention is formed of a mixed liquid of HCl, NH<sub>4</sub>F and H<sub>2</sub>O.

10

15

20

5

Figure 1 is a graph illustrating the relationship between the NH<sub>4</sub>F/HCl molar ratio of an etchant according to the present invention and the etching rate of SrTiO, and SiO, by the etchant. SrTiO, is a representative material among materials containing titanium oxide. Curve A representing the etching rate of SrTiO, and curve. B representing the etching rate of SiO, cross each other when the NH<sub>4</sub>F/HCl molar ratio is one. Substantially the same relationship is exhibited when Ba\_Sr(1-x)TiO3 (x: mole fraction), titanium or titanium oxide is used in lieu of Based on these facts, it is appreciated that SrTiO<sub>3</sub>. either a titanium material or silicon oxide can be selected in accordance with whether the NH,F/HCl molar ratio is above, below or equal to one.

25


30

 $SrTiO_3$  and  $SiO_2$  in an etchant formed of a mixed liquid of HCl,  $HN_4F$  and  $H_2O$  react in the following manner.

HCl is electrolytically dissociated as represented by formula (1).  $HN_4F$  is electrolytically dissociated as represented by formula (2). The resultant  $H^*$  ions and  $F^-$  ions react with each other as represented by formula (3), thereby generating  $HF_2^-$  ions.

$$HCI = H^{+} + CI^{-}$$
 (1)  
 $NH_{4}F = NH_{4}^{+} + F^{-}$  (2)  
 $H^{+} + 2F^{-} = HF_{2}^{-}$  (3)

SrTiO<sub>3</sub> reacts with the  $\mathrm{HF_2}^-$  ions and  $\mathrm{H}^+$  ions as represented by formula (4) and is etched.  $\mathrm{SiO_2}$  reacts with the  $\mathrm{HF_2}^-$  ions and  $\mathrm{H}^+$  ions as represented by formula (5) and is etched.



5

10

15

20

$$SiO_{2}$$

$$SiO_{2}$$

$$SiF_{4}$$

$$\cdots$$
(5)

Titanium and titanium oxide can be etched in a similar manner. There are various types of titanium oxide having different valences, any of which can be

etched.

5

Use of the above-mentioned etchant according to the present invention realizes simplification and improvement in the processing precision of semiconductor device fabrication.

### (Example 2)

In a second example, a method for fabricating a semiconductor device using an etchant according to the present invention will be described, with reference to Figures 2A through 2D. Identical elements previously discussed with respect to Figures 5A through 5E bear identical reference numerals and the descriptions thereof will be omitted.

As shown in Figure 2A, a silicon oxide layer 7 is deposited on a substrate 1 and patterned as prescribed. As shown in Figure 2B, a lower electrode layer 2 is vapor-deposited thereon and then lifted off. Next, a high dielectric constant capacitor material layer 3 is formed on the substrate 1 so as to cover the silicon oxide layer 7 and the lower electrode layer 2. Then, as shown in Figure 2C, an upper electrode layer 4 is vapor-deposited thereon and then lifted off. Next, a resist mask 8 for etching the high dielectric constant capacitor material layer 3 is formed on the high dielectric constant capacitor stant capacitor material layer 3 so as to cover the upper electrode layer 4.

30

20

25

As shown in Figure 2D, the high dielectric constant capacitor material layer 3 is selectively etched using an etchant which is prepared so as to have a

 $NH_4F/HCl$  molar ratio of less than one and preferably more than 0.01. Then, the resist mask 8 is removed.

The etching rate of the silicon oxide layer 7 by the etchant is sufficiently slow to prevent any influence on the patterned size and thickness of the silicon oxide layer 7. Thus, the layers are processed in a prescribed manner.

#### 10 (Example 3)

5

15

In a third example, another method for fabricating a semiconductor device using an etchant according to the present invention will be described, with reference to Figures 3A through 3D. Identical elements previously discussed with respect to Figures 2A through 2E bear identical reference numerals and the descriptions thereof will be omitted.

layer 7a is deposited on a substrate 1, and then a lower electrode layer 2 and a high dielectric constant capacitor material layer 3 are sequentially formed on the silicon oxide layer 7a. As shown in Figure 3B, a second silicon oxide layer 7b is deposited on the first silicon oxide layer 7a so as to cover the lower electrode layer 2 and the high dielectric constant capacitor material layer 3. As shown in Figure 3C, a resist mask 8 for forming holes 8a in the second silicon oxide layer 7b is formed, through which interconnects will be described.

30

As shown in Figure 3D, the second silicon oxide layer 7b is selectively etched using an etchant which is prepared so as to have a  $NH_4F/HCl$  molar ratio of more than

one and preferably less than ten, thereby forming the holes 8a. After the resist mask 8 is removed, an interconnect material layer 9 is formed on the second silicon oxide layer 7b so as to fill the holes 8a.

5

10

. 15

20

25

30

The etching rate of the capacitor material by the etchant is sufficiently slow to prevent any etching of the capacitor material layer 3 during the selective etching of the second silicon oxide layer 7b. The interconnect material layer 9 acts as an upper electrode layer.

#### (Example 4)

In a fourth example, still another method for fabricating a semiconductor device using an etchant according to the present invention will be described, with reference to Figures 4A through 4D. Identical elements previously discussed with respect to Figures 3A through 3E bear identical reference numerals and the descriptions thereof will be omitted.

As shown in Figure 4A, a first silicon oxide layer 7a is deposited on a substrate 1, and then a lower electrode layer 2 and a high dielectric constant capacitor material layer 3 are sequentially formed on the silicon oxide layer 7a. As shown in Figure 4B, an upper electrode layer 4 is vapor-deposited thereon and then lifted off. Then, a second silicon oxide layer 7b is deposited on the first silicon oxide layer 7a so as to cover the lower electrode layer 2, the high dielectric constant capacitor material layer 3 and the upper electrode layer 4. As shown in Figure 4C, a resist mask 8 for etching the second silicon oxide layer 7b and the

high dielectric constant capacitor material layer 3 is formed on the second silicon oxide layer 7b.

Exposed areas of the second silicon oxide layer 7b and areas of the high dielectric constant capacitor material layer 3 below the exposed areas of the second silicon oxide layer 7b are etched in one step as shown in Figure 4D, using an etchant which is prepared so as to have a NH<sub>4</sub>F/HCl molar ratio of substantially one, preferably between 0.8 and 1.2. Thus, a contact window 8c for the upper electrode layer 4 and a contact window 8d for the lower electrode layer 2 are formed. Then, the resist mask 8 is removed.

Since the etching rate of the second silicon oxide layer 7b and the etching rate of the high dielectric constant capacitor material layer 3 by the etchant are substantially equal, the contact windows 8c and 8d are formed substantially simultaneously. The NH<sub>4</sub>F/HCl molar ratio has a production tolerance of about ±20%. It is proper to regard that the second silicon oxide layer 7b and the high dielectric constant capacitor material layer 3 are etched at a substantially equal rate when the tolerance is about ±20%.

25

30

20

5

10

. 15

As described above, either one of a titanium material or silicon oxide is selectively etched, or both a titanium material and silicon oxide are etched substantially simultaneously, by appropriately setting the  $NH_4F/HCl$  molar ratio of an etchant according to the present invention.

When used in fabrication of a semiconductor

device, the etchant according to the present invention realizes the simplification and improvement in processing precision.

Various other modifications will be apparent to and can be readily made by those skilled in the art without departing from the scope and spirit of this invention. Accordingly, it is not intended that the scope of the claims appended hereto be limited to the description as set forth herein, but rather that the claims be broadly construed.